- Seattle, WA
-
01:16
(UTC -08:00) - in/rambodt
Popular repositories Loading
-
Frogger
Frogger PublicA simplified FPGA based implementation of the Frogger game on a 16×16 LED matrix, written in SystemVerilog and deployed using Quartus.
SystemVerilog
-
Freddie-An-Expressive-Robotic-Face
Freddie-An-Expressive-Robotic-Face PublicFreddie is a robotic mask that brings facial expressions to life using dual ESP32 boards, FreeRTOS, and ESP-NOW wireless communication. Freddie demonstrates real-time task scheduling, wireless sync…
C++
-
Freddie-2.0
Freddie-2.0 PublicExpressive robotic face with custom-trained emotion recognition, AI conversations, and servo animations.
Python
-
5-Stage-Pipelined-CPU
5-Stage-Pipelined-CPU Public64-bit ARM-style CPU in SystemVerilog with single-cycle and 5-stage pipelined implementations, including hazard detection and data forwarding.
SystemVerilog
-
cmos-register-file
cmos-register-file PublicFull-custom CMOS 13×16 register file built from scratch and verified in HSPICE at 1 GHz
Cython
-
If the problem persists, check the GitHub status page or contact support.